Logic Synthesis and Verification, Fall 2018
Graduate course, Graduate Institute of Electronics Engineering, National Taiwan University, 2018
This lecture is instructed by Prof. Jie-Hong R. Jiang. As a teaching assistant, my duties include grading students’ homework solutions, answering their questions, and helping them with the course projects.